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As	   semiconductor	   technology	   has	   been	   scaled	   down,	   increased	   variation	   in	   process	  
parameters	   results	   in	   the	   variation	   of	   key	   device	   parameters,	   which	   will	   change	   the	  
performance	  and	  operation	  of	  the	  integrated	  circuit.	  This	  MSEE	  thesis	  involves	  the	  study	  
of	   the	   effects	   of	   process	   variation	   on	   the	   behavior	   of	   an	   8-­‐GHz	   clock	   generator	  
(synthesizer)	   designed	   in	   the	   0.13µm	   IBM	   8HP	   BiCMOS	   technology,	   and	   the	  
recommendation	  of	  changes	  that	  could	  be	  made	  to	  the	  design	  that	  would	  make	  it	  more	  
tolerant	  to	  process	  variation.	   	   	  
	  
The	   first	  part	  of	   this	  MS	   research	  project	  has	   involved	   the	  design	  of	   the	  phase-­‐locked	  
loop	   (PLL).	   	   The	   PLL	   contains	   a	   differential	   VCO	   (voltage-­‐controller	   oscillator),	   a	  
TPSC-­‐DFF	  (True	  Single-­‐Phase	  Clock	  D-­‐Flip	  Flop)	  based	  2/3/4	  frequency	  divider,	  a	  phase	  
frequency	  detector,	  a	  charge	  pump,	  a	  low-­‐pass	  filter,	  a	  logic	  control	  circuit	  and	  several	  
buffers.	   Since	   8	   GHz	   is	   a	   fairly	   high	   frequency	   for	   a	   clock	   generator	   in	   a	   0.13um	  
technology	   and	   since	   high	   frequency	   circuit	   layouts	   inevitably	   degenerate	   the	   circuit	  
performance,	  the	  frequency	  in	  the	  design	  part	  must	  necessarily	  be	  even	  higher	  than	  the	  
	  
	  
	   vi	  
specification.	  Therefore,	  this	  work	  combines	  the	  use	  of	  the	  known	  fastest	  architecture	  in	  
every	  individual	  part.	   	   	  
	  
After	  completing	   the	  design	  of	   the	  synthesizer,	   it	  was	  simulated	   in	  Cadence,	   first	  with	  
schematic-­‐based	  models,	  using	  the	  IBM	  8HP	  design	  kit,	  and	  was	  studied	  with	  statistical	  
distributions	   utilized	   for	   key	   device	   parameters,	   as	   provided	   by	   the	   design	   kit.	   	   The	  
layout	   of	   the	   circuit	  was	   completed	   and	   the	   simulations	  were	   redone	  using	   extracted	  
models,	   based	   on	   the	   layouts,	   with	   the	   statistical	   parameter	   distributions	   included.	  
According	  to	  Monte	  Carlo	  distribution	  simulation	  results,	  the	  most	  sensitive	  parameters	  
were	  identified	  and	  analyzed.	   	   Based	  on	  those	  results,	  changes	  to	  the	  circuit	  have	  been	  
proposed	  and	  studied,	  such	  as	  changes	  in	  device	  W	  and	  L,	  number	  of	  gate	  fingers	  nf,	  use	  
of	  device	  multiplicity	  m,	  and/or	  changes	  to	  the	  basic	  circuit	  architecture	  to	  attempt	  to	  
minimize	  the	  effects	  of	  process	  variation	  on	  the	  behavior	  and	  functionality	  of	  the	  circuit.	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Chapter	  1:	   	   Introduction	  and	  Background	   	  
1.1	   	   Introduction	  of	  IC	  development	  
	   	   	   	   It	  has	  been	  a	  long	  way	  for	  the	  IC	  industry	  as	  it	  has	  evolved	  from	  vacuum	  tubes	  to	  
highly	  integrated-­‐circuit	  small	  size	  transistors.	   	   In	  1965,	  
Intel	   co-­‐founder	   Gordon	   E.	   Moore	   proposed	   that	   the	  
number	   of	   transistors	   in	   an	   integrated	   circuit	   doubles	  
approximately	   every	   two	   years	   (later	   changed	   to	   18	  
months).	   	   This	   is	   referred	   to	   as	   the	   famous	   Moore's	  
Law.	   	   According	   to	   Moore's	   law,	   which	   assumed	   that	  
the	  minimum	  dimension	  would	  reduce	  by	  a	  factor	  of	  0.7	  
each	   technology	   node,	   we	   can	   see	   that	   the	   minimum	  
image	   size	   of	   semiconductor	   technology	  will	   decreased	  
to	   14nm	   by	   2014.	   The	   integration	   of	   large	   numbers	   of	  
tiny	   transistors	   into	   a	   small	   chip	   was	   an	   enormous	  
improvement	  over	  the	  manual	  assembly	  of	  circuits	  using	  
discrete	   electronic	   components.	   The	   integrated	   circuit	  
industry	   mass	   production	   capability,	   reliability	   and	  





integrated	   circuits	   in	   place	   of	   designs	   using	   discrete	   transistors.	   There	   are	   two	   main	  
advantages	  of	  ICs	  over	  discrete	  circuits:	  cost	  and	  performance.	   	   Cost	  is	  low	  because	  the	  
chips,	  with	  all	  their	  components,	  are	  printed	  as	  a	  unit	  by	  photolithography	  rather	  than	  
being	  constructed	  one	  transistor	  at	  a	  time.	  Furthermore,	  much	  less	  material	   is	  used	  to	  
construct	   a	   packaged	   IC	   die	   than	   to	   construct	   a	   discrete	   circuit.	   Performance	   is	   high	  
because	   the	   components	   switch	  quickly	   and	   consume	   little	  power	   (compared	   to	   their	  
discrete	   counterparts)	   as	   a	   result	   of	   the	   small	   size	   and	   close	   proximity	   of	   the	  
components.	   	   As	  of	  2012,	   typical	   chip	  areas	   ranged	   from	  a	   few	  square	  millimeters	   to	  
around	  450	  mm2,	  with	  up	  to	  9	  million	  transistors	  per	  mm2.	   	  
Although	  the	  advanced	  IC	  fabrication	  technology	  has	  given	  us	  great	  advantages	  in	  
circuit	  performance	  and	  cost	  control,	  the	  shrinking	  size	  of	  transistors	  are	  more	  sensitive	  
to	   process	   variation	   during	   fabrication.	   Process	   variation	   is	   the	   naturally	   occurring	  
variation	   in	   the	   attributes	   of	   transistors	   and	   wires	   (length,	   width,	   oxide	   thickness,	  
doping	  density,	   junction	  depth,	  etc.)	  when	  ICs	  are	  fabricated.	   	   It	  becomes	  particularly	  
important	   at	   smaller	   process	   nodes	   (<65	  nm)	   as	   the	   variation	   becomes	   a	   larger	  
percentage	  of	   the	  full	   length	  or	  width	  of	   the	  device	  and	  as	   feature	  sizes	  approach	  the	  
fundamental	  dimensions	  such	  as	   the	  size	  of	  atoms	  and	  the	  wavelength	  of	  usable	   light	  
for	   patterning	   lithography	   masks.	   	   Process	   variation	   causes	   measurable	   and	  





circuits	  due	   to	   mismatch	   in	   supposed	   identical	   devices.	   	   If	   the	   variance	   causes	   the	  
measured	  or	  simulated	  performance	  of	  a	  particular	  output	  metric	  (bandwidth,	  gain,	  rise	  
time,	  etc.)	  to	  fall	  below	  or	  rise	  above	  the	  specification	  for	  the	  particular	  circuit	  or	  device,	  
it	  reduces	  the	  overall	  yield	  for	  that	  set	  of	  devices.	   	  
	  
Figure	  1-­‐1	   	   The	  size	  of	  transistors	  is	  shrinking	  (Left:	  the	  very	  first	  version	  of	  transistor;	  
Right:	  the	  transistor	  we	  use	  today)	  
1.2	   	   Process	  variation	  &	  mismatch	  
Variation	  is	  the	  deviation	  from	  intended	  or	  designed	  values	  for	  a	  structure	  or	  circuit	  
parameter	   of	   concern.	   The	   electrical	   performance	   of	   microprocessors	   or	   other	  
integrated	  circuits	  are	  impacted	  by	  two	  sources	  of	  variation.	  First,	  environmental	  factors	  
are	  those	  which	  arise	  during	  the	  operation	  of	  a	  circuit,	  and	  include	  variations	  in	  power	  
supply,	   switching	   activity,	   and	   temperature	   of	   the	   chip	   or	   across	   the	   chip.	   These	  
variations	  depend	  primarily	  on	  architectural	  and	  operating	  decisions	  such	  as	  power	  grid	  
design	   and	   component	   placement.	   Time-­‐varying	   (temporal)	   variation	   in	   these	  





cross-­‐talk,	   and	   time-­‐	   and	   switching-­‐related	   aging	   or	   reliability	   factors	   must	   be	  
considered	  carefully	  during	  circuit	  design.	  
	  
In	  this	  work,	  we	  will	  focus	  on	  the	  second	  variation	  sources	  -­‐	  physical	  factors	  during	  
manufacture	   that	   result	   in	   structural	   device	   and	   interconnect	   variations	   that	   are	  
essentially	  permanent.	  These	  variations	  arise	  due	  to	  processing	  and	  masking	  limitations,	  
and	   result	   in	   spatially	   varying	   deviations	   from	   designed	   parameter	   values.	   The	  
dependencies	  of	  manufacturing	  variation	  can	  be	  quite	  complex,	  and	  have	  been	  modeled	  
and	  dealt	  with	  in	  a	  number	  of	  ways.	  In	  this	  work	  we	  will	  focus	  on	  parametric	  variation	  
due	   to	   continuously	   varying	   structural	  or	  electrical	  parameters.	  We	  will	   study	   in	  what	  
aspects	   these	   variation	   would	   change	   the	   performance	   of	   the	   circuit	   and	   what	  
percentage	  they	  would	  change	  compared	  with	  the	  original	  designation.	   	  
	  
1.3	   	   Motivation	  of	  process	  variation	  study	  
This	   work	   is	  motivated	   from	   Dr.	   Lu	  Wang	   PhD	   Dissertation.	   The	   chip	   he	   built	   suffers	  
from	  the	  variation	  during	  the	  manufacture	  process.	  He	  has	  noticeable	  current	  variation	  
in	   current,	   which	   eventually	   has	   catastrophic	   results.	   Also,	   the	   error	   rate	   for	   chip	  
manufacture	  is	  reported	  in	  all	  kinds	  of	  structures	  with	  the	  size	  of	  microelectronic	  circuit	  





process	  variation	  has	  any	  effects	  on	  it	  and	  how	  to	  eliminate	  the	  variation	  from	  structural	  
point	  of	  view.	   	   	  





Chapter	  2:	   	   Frequency	  synthesizer	  
Implementation	  
2.1	   	   Background	  of	  frequency	  synthesizers	  
Frequency	   synthesizer	   is	   an	   electronic	   circuit	   that	   generates	   any	   of	   a	   range	   of	  
frequencies	  from	  a	  single	  fixed	  timebase	  or	  oscillator.	  It	  has	  been	  used	  in	  many	  modern	  
devices,	   including	   radio	   receivers,	   mobile	   telephones,	   radiotelephones,	   satellite	  
receivers,	   GPS	   system,	   etc.	   A	   frequency	   synthesizer	   can	   combine	   frequency	  
multiplication,	  frequency	  division,	  and	  frequency	  mixing	  (the	  frequency	  mixing	  process	  
generates	   sum	   and	   difference	   frequencies)	   operations	   to	   produce	   the	   desired	   output	  
signal.	  
	  
Figure	   2.1	   shows	   the	   basic	   elements	   and	   arrangement	   of	   a	   Phase-­‐Locked	   Loop	   (PLL)	  
based	  frequency	  synthesizer.	  A	  PLL	  is	  a	  feedback	  control	  system.	  It	  compares	  the	  phases	  
of	  two	  signals,	  the	  reference	  signal	  and	  the	  feedback	  signal	  from	  VCO,	  and	  produces	  an	  
error	  signal	  that	  is	  proportional	  to	  the	  difference	  between	  their	  phases.	  The	  error	  signal	  
is	   then	   sent	   to	   loop	   filter	   (or	   called	   low	   pass	   filter)	   and	   then	   to	   VCO	   to	   change	   its	  
operating	   frequency.	  The	  output	   frequency	   is	   fed	   through	  a	   frequency	  divider	  back	   to	  





drifts,	   the	   phase	   error	   signal	   will	   increase,	   driving	   the	   frequency	   in	   the	   opposite	  
direction	  so	  as	  to	  reduce	  the	  error.	   	  
	  
Besides	  locking,	  which	  means	  PLL	  can	  be	  a	  solid	  frequency	  generator,	  the	  reason	  PLL	  can	  
be	  used	  as	   frequency	  synthesizer	   is	   its	  ability	   to	  generate	  multiple	   frequencies.	  This	   is	  
because	  two	  frequency	  dividers	  placed	  a)	  between	  output	  and	  the	  feedback	  input	  and	  b)	  
between	  reference	  signal	  and	  input	  of	  PFD.	  The	  reference	  signal	  with	  a	  frequency	  f	  goes	  
to	   a	   by	   M	   divider	   and	   its	   frequency	   goes	   down	   to	   𝒇!.	   The	   feedback	   signal	   with	   a	  
frequency	   F	   goes	   to	   a	   by	  N	   divider	   and	   its	   frequency	   goes	   down	   to	   𝑭!.	   Then	   the	   PFD	  
compares	  the	  phase	  and	  frequency	  difference	  between	   𝒇!	   and	   𝑭!.	  When	  the	  two	  signals	  
(reference	   signal	   and	   feedback	   signal)	   are	  perfectly	  aligned,	   the	  output	   frequency	  F	   is	  
















































Figure	  2-­‐2	   	   Block	  diagram	  of	  PLL	  design	  
As	   shown	   in	   Figure	  2.2,	   the	  PLL	   contains	   a	  Phase	   Frequency	  Detector	   (PFD),	   a	  Charge	  
Pump,	  a	  Low	  Pass	  Filter,	  a	  Voltage	  Controlled	  Oscillator	  (VCO),	  a	  Frequency	  Divider	  (FD)	  
and	  a	  digital	  control	  circuit	  that	  controls	  the	  VCO	  and	  FD.	  The	  input	  of	  the	  chip	  is	  a	  2GHz	  
reference	  clock	  signal	  and	  the	  output	  is	  4/6/8	  GHz	  frequency	  clock	  signal.	   	  
	  
There	  are	  four	  digital	  control	  switches:	  V4	  V6	  V8	  and	  Vcoarse.	  V4	  V6	  and	  V8	  are	  used	  to	  
select	  corresponding	  output	  frequency	  4/6/8	  GHz.	  For	  these	  three	  switches,	  turning	  on	  
means	  choosing	  corresponding	  frequency.	  Vcoarse	  is	  the	  coarse	  control	  of	  VCO.	  It	  gives	  
the	  VCO	  wider	   frequency	   range	   from	  3.7GHz	   to	  11.11GHz.	  Vcoarse	  has	   three	  working	  





Table	  2.1	   	   List	  of	  work	  mode	  and	  corresponding	  control	  voltage	  
Output	  signal	   V4/V	   V6/V	   V8/V	   Vcoarse/mV	  
4GHz	   Vdd	   0	   0	   400	  
6GHz	   0	   Vdd	   0	   200	  
8GHz	   0	   0	   Vdd	   0	  
	  
2.3	   	   VCO	  design	  
The	   most	   important	   building	   block	   in	   PLL	   design	   is	   the	   VCO.	   An	   oscillator	   is	   an	  
independent	   system	   that	   generates	   a	   periodic	   output	   without	   any	   input	   signal.	   In	  
general,	  the	  oscillator	  needs	  to	  operate	  from	  the	  lowest	  frequency	  required	  (4GHz	  in	  my	  
design)	  to	  the	  highest	  frequency	  (8GHz).	   	  
	  
2.3.1	   	   Principle	  and	  realization	  of	  VCO	  
In	   this	  work,	  after	   trading	  off	   the	   speed	   limitation,	  noise	  and	  spectral	  purity,	   I	   choose	  
the	  differential	  VCO	  as	  in	  Figure	  2.3	  shows.	  Figure	  2.4	  shows	  the	  detailed	  view	  of	  each	  






Figure	  1-­‐3	   	   The	  structure	  of	  differential	  VCO	  
	  





In	  the	  figure	  2.4,	  transistor	  T1	   is	  used	  to	  provide	  tail	  current	  and	  sufficient	  gain	  to	  the	  
output.	  Transistors	  T0	  and	  T3	  are	  operating	  transistors	  that	  swap	  signals.	  Transistors	  T7	  
and	  T8,	  both	  are	  PMOS,	  provides	  coarse	  tuning.	  Varying	  the	  gate	  voltage	  will	  change	  the	  
frequency	  of	  VCO	  by	  changing	  Ids	  of	  T7	  and	  T8.	  Two	  varactor	  capacitors,	  C0	  and	  C1,	  are	  
attached	   to	   the	   differential	   output	   nodes.	   The	  other	   sides	   of	   these	   two	   varactors	   are	  
connected	   to	   Vctrl,	   the	  DC	   voltage	   signal	   from	   charge	   pump	   and	   loop	   filter.	   By	   using	  
varactors,	  since	  its	  capacitance	  will	  vary	  according	  to	  the	  voltage	  drop	  applied	  to	  input	  
and	   output	   nodes,	   the	   oscillating	   range	   of	   VCO	   is	   significantly	   increased.	   Also,	   the	  
voltage	   control	   by	   varying	   capacitance	   of	   varactors	   can	   very	   accurately	   control	   the	  
frequency.	   	  
	  
Based	  on	  the	  proposed	  delay	  cell	  model,	  the	  delay	  time	  is	  calculated	  as	  𝑇! = 𝐶!𝑉!!!𝐼!"#$ 	  
where	   CL	   is	   total	   load	   capacitance	   at	   each	   output	   node,	   VP-­‐P	   is	   the	   voltage	   swing	   at	  
output,	   and	   Itail	   is	   the	   tail	   current.	   Therefore,	   the	   oscillation	   frequency	   of	   a	   3	   stage	  
differential	  ring	  oscillator	  is	   𝐹!"# = (2×𝑁×𝐶!𝑉!!!𝐼!"#$ )!!	  
From	  this	  equation,	  we	  can	  see	  that	  the	  frequency	  of	  VCO	  can	  be	  controlled	  by	  the	  tail	  
current	  and	  the	  total	  capacitance	  attached	  to	  the	  output	  node.	  As	  shown	  in	  Figure,	  we	  





use	  an	  ncap	  and	  Vctrl	  to	  change	  the	  capacitance	  at	  output	  node	  for	  the	  fine	  tuning.	   	  
	  
In	  addition	   to	   the	  differential	  VCO	   itself,	   the	  VCO	  also	  needs	  buffer	   to	  drive	   following	  
stage	  and	  to	  block	  parasitic	  capacitance	  from	  the	  following	  stage,	  as	  shown	  in	  Figure	  
	  
Figure	  2-­‐5	   	   The	  structure	  differential	  VCO	  with	  buffers	  
The	  differential	  output	  of	  VCO	  are	  used	  for	  different	  purposes,	  the	  outp	  is	  used	  for	  the	  
final	   output	   clock	   signal.	   The	  outn	   is	   used	  as	   a	   feedback	   clock	   signal	   that	   goes	   to	   the	  
frequency	   divider	   and	   eventually	   goes	   to	   the	   phase	   frequency	   detector.	   Since	  we	   are	  
driving	  a	   fairly	  big	   load	  and	  the	  wire	  connecting	  VCO	  and	  frequency	  divider	  are	  pretty	  
long,	  we	  need	  more	  than	  just	  one	  buffer.	   	  
	  
2.3.2	   	   Performance	  of	  VCO	  





free	  running	  mode.	   	  
	  
Figure	  2-­‐6	   	   The	  maximum	  frequency	  of	  VCO	  under	  free-­‐running	  mode	  (Up	  &	  down:	  






Figure	  2-­‐7	   	   The	  minimum	  frequency	  of	  VCO	  under	  free-­‐running	  mode	  (Up	  &	  down:	  
differential	  clock	  signal)	  
Two	  outputs,	  Final	  Output	  and	  CLK,	  are	  the	  final	  clock	  signals	  the	  PLL	  generates	  and	  the	  
clock	   signal	   feeding	   into	   frequency	   divider	   respectively.	   Figure	   2.6	   shows	   the	   highest	  
possible	   frequency	   the	   VCO	   can	   get	   (under	   the	   condition	   that	   Vcoarse=400m	   and	  
Vctrl=1.5V),	   which	   is	   approximately	   10.8GHz.	   Figure	   2.7	   shows	   the	   lowest	   possible	  
frequency	   the	   VCO	   can	   get	   (under	   the	   condition	   that	   Vcoarse=400m	   and	   Vctrl=1.5V),	  
which	  is	  approximately	  3.77GHz.	  Since	  the	  VCO	  has	  three	  operating	  frequencies,	  4/6/8	  
GHz,	   the	   simulation	   results	   proved	   the	   designed	   VCO	   has	   covered	   all	   the	   required	  





2.4	   	   Frequency	  divider	  
A	   frequency	   divider,	   also	   called	   a	   clock	   divider	   or	   scaler	   or	   prescaler,	   is	   a	   circuit	   that	  
takes	  an	  input	  signal	  of	  a	  frequency,	   f!",	  and	  generates	  an	  output	  signal	  of	  a	  frequency:	  f!"# = f!"N 	  
where	  N	  is	  a	  integer.	  PLL	  can	  make	  use	  of	  frequency	  dividers	  to	  generates	  a	  frequency	  
that	  is	  a	  multiple	  of	  a	  reference	  frequency.	   	  
	  
2.4.1	   	   ×2×3×4	  Divider	  
In	  this	  work,	  we	  use	  digital	  frequency	  dividers	  to	  realize	  the	  2/3/4	  frequency	  division.	   	  
By	  2	  divider:	  
As	   figure	   2.8	   shows,	   the	   inverted	   output	   terminal	   of	  D	   Flip	   Flop	   (DFF),	   Q	   (NOT-­‐Q),	   is	  
connected	  directly	  back	  to	  the	  data	  input	  terminal	  D	  giving	  the	  DFF	  the	  "feedback"	  
	  






Figure	  2-­‐9	   	   Detailed	  circuit	  of	  DFF	  
To	  realize	  the	  DFF,	  we	  choose	  the	  true	  single-­‐phase	  clock	  (TSPC)	  divider	  based	  on	  TSPC	  
D-­‐type	  flip	  flop.	  The	  TSPC	  D-­‐type	  flip	  flop	  (as	  shown	  in	  figure	  2.9)	  was	  first	  proposed	  by	  
Yuan	  and	  Svensson	   (1989).	  This	  TSPC	  DFF	  circuit	  has	   two	  advantages:	  1)	   requires	  only	  
one	   single	   clock	   phase	   and	   contains	   only	   nine	   transistors,	   which	   make	   it	   easy	   to	  
implementation;	   and	   2)	   has	   very	   small	   delay	   from	   "D"	   to	   "out".	   The	   second	   feature	  
really	  distinguishes	  it	  from	  others,	  like	  conventional	  logic	  gate	  DFF.	  Since	  this	  DFF	  will	  be	  
used	  in	  both	  divided	  by	  two	  circuit	  and	  divided	  by	  four	  circuit,	  the	  time	  delay	  from	  "D"	  
to	  "out"	  will	  set	  a	  frequency	  limitation	  on	  frequency	  division.	  The	  input	  signal	  for	  the	  by	  





frequency	  that	  high	  in	  IBM	  8HP	  technology.	  
	  
The	  simulation	  results	  for	  the	  by	  2	  divider	  are	  shown	  below:	  
	  
Figure	  2-­‐10	   	   Simulation	  results	  of	  by	  2	  divider	  (CLK/Fvco	  is	  the	  input/output	  signal	  of	  FD).	  
	  
By	  4	  divider,	  
By	   four	  divider	   is	   similar	   to	   the	  previous	  one.	  As	   shown	  below	   in	   figure	  2.11,	  put	   two	  
TSPC	  DFFs	  in	  series	  then	  the	  frequency	  is	  divided	  by	  four.	  (The	  inverter	  in	  between	  acts	  
as	  a	  buffer)	  
	  





The	  simulation	  results	  are	  shown	  below,	   	  
	  
Figure	  2-­‐12	   	   Simulation	  results	  of	  by	  4	  divider	  (CLK/Fvco	  is	  the	  input/output	  signal	  of	  FD).	  
By	  three	  divider,	  
The	   conventional	   DFF	   can	   only	   divide	   circuit	   by	   the	   factor	   of	   2.	   Another	   approach	   is	  
introduced	  here.	  The	  schematic	  is	  shown	  below,	   	  
	  





The	  detailed	  schematic	  of	  NAND	  is	  shown	  below,	  
	  
Figure	  2-­‐14	   	   Detailed	  schematic	  of	  NAND	  
The	  wave	  form	  of	  the	  by	  3	  divider	  is	  shown,	  
	  
	  






2.4.2	   	   Implementation	  of	  FD	  
	  
Figure	  2-­‐16	   	   Frequency	  divider	  with	  digital	  control	  circuit	  
The	  FD	  can	  divide	  the	  signal	  from	  VCO	  by	  2/3/4.	  That	  is	  controlled	  by	  the	  digital	  control	  






Figure	  2-­‐17	   	   Digital	  control	  circuit	  generation	  circuit	  
V4/V6/V8	  are	   external	   inputs.	   The	   switch	  4	   and	   switch	  4	  bar	   are	   two	  opposite	   inputs	  
that	  control	  the	  analog	  switches	  (as	  shown	  in	  Figure	  2.18)	  at	  the	  input	  and	  output	  ends.	  
These	   analog	   switches	   not	   only	   select	  which	   path	   the	   signal	  will	   go	   through,	   but	   also	  






Figure	  2-­‐18	   	   Analog	  switch	  
Besides	  the	  dividing	  circuits	  and	  switching	  circuits,	  there	  are	  two	  kinds	  of	  buffers	  used	  in	  
signal	  path.	  Take	  the	  by	  2	  divider	  as	  an	  example.	  Figure	  2.19	  is	  the	  enlarged	  picture	  of	  by	  
2	  divider,	  
	  





The	   inverter	   after	   input	   switch	   is	   used	   for	   buffering	   signal	   from	   VCO	   and	   a	   more	  
sophisticated	  buffer	  (as	  shown	  in	  figure	  2.20)	  is	  used	  at	  output	  of	  dividing	  circuit.	   	  
	  
Figure	  2-­‐20	   	   Output	  buffer	  
These	   buffers	   can	   not	   only	   gaining	   more	   driving	   ability	   to	   the	   signal,	   but	   also	   will	  
compensate	   for	   the	   loss	   during	   the	  wires	   connecting	   VCO,	   FD	   and	   PFD	   (as	   described	  
more	  thoroughly	  in	  the	  following	  paragraphs).	   	  
	  
2.5	   	   Phase	  frequency	  detector	  





signals	  (one	  from	  external	  source,	  also	  known	  as	  reference	  signal,	  and	  one	  from	  FD).	  It	  
has	   two	   outputs	   that	   instruct	   subsequent	   circuitry	   on	   how	   to	   adjust	   to	   lock	   onto	   the	  
phase.	   Those	   outputs	   signals,	   in	   my	   design,	   are	   fed	   to	   a	   charge	   pump,	   which	   will	  
eventually	  change	  the	  oscillation	  frequency	  of	  VCO.	   	  
	  
Dead	  Zone:	  
If	   the	  phase	  errors	  are	  so	  small,	  as	   indicated	   in	  figure	  2.21,	  the	  PFD	  may	  fail	   to	  detect	  
the	  phase	  difference	  between	  two	  phases.	  This	  is	  called	  a	  dead	  zone.	  The	  dead	  zone	  in	  
PFD	  can	  cause	  low	  loop	  gain,	  high	  phase	  noise	  and	  timing	  jitter.	   	  
	  
Figure	  2-­‐21	   	   Dead	  zoom	  of	  PFD	  
In	   the	   compromise	   of	   both	   speed	   limitation	   and	   dead	   zone,	   the	  modified	   pre-­‐charge	  






Figure	  2-­‐22	   	   MPt-­‐PFD	  
The	  simulation	   results	  are	   shown	   in	   figure	  2.26	  with	   the	  combination	  of	   charge	  pump	  
and	  low	  pass	  filter.	  Detailed	  analysis	  will	  be	  discussed	  in	  the	  following	  section.	   	  
	  
2.6	   	   Charge	  pumps	   	  
Charge	  pump	  (CP)	  is	  a	  circuit	  uses	  capacitors	  as	  energy	  storage	  elements	  to	  create	  either	  
high	  or	  low	  DC	  voltage	  power	  source.	  In	  my	  design,	  the	  CP	  has	  two	  switches	  that	  control	  







Figure	  2-­‐23	   	   Charge	  Pump	  
As	  illustrated	  in	  the	  schematic,	  UPb	  and	  DN	  are	  two	  control	  signals	  from	  PFD.	  When	  UPb	  
and	  DN	  are	  low,	  the	  charge	  pump	  will	  source	  current	  from	  Vdd	  into	  the	  following	  stage	  
(which	  is	  low	  pass	  filter).	  If	  the	  UPb	  and	  DN	  are	  high,	  the	  charge	  pump	  will	  sink	  current	  
from	  the	  following	  stage	  to	  ground.	  Besides	  switch	  transistors	  T4	  and	  T7,	  T8/T5/T6	  and	  
T0/T2/T9	  form	  current	  mirrors	  respectively	  to	  provide	  current	  for	  sinking	  and	  sourcing.	   	  
	  
2.7	   	   Loop	  Filter	  
A	   loop	   filter	   in	   PLLs	   has	   two	   functions:	   one,	   converting	   the	   current	   from	   the	   charge	  





from	  the	  input	  clock	  to	  the	  control	  voltage	  otherwise	  unacceptably	  high	  spurious	  tones	  
are	  present	  in	  the	  PLL	  output	  spectrum.	   	  
In	  my	  design,	  I	  used	  a	  third-­‐order	  passive	  loop	  filter	  to	  suppress	  ripples	  as	  well	  as	  control	  
VCO.	  The	  transfer	  function	  is:	  V!"#$I!"!!"# = ks 1+ sτ!1+ sτ!" 11+ sτ!" = 1+ s(R!C!)s C! + C! (1+ sR!(C!||C!))(1+ sR!C!)	  
where:	  
k	   	   is	  the	  time	  constant	  of	  integration	  equal	  to	  1/(C! + C!);	  
τ!	   	   is	   the	   time	  constant	   that	  provides	  a	   stabilizing	   zero	   to	   the	   loop	  which	   is	  equal	   to	  R!C!	  
τ!"	   and	   τ!"	   	   are	   the	   time	   constants	   of	   the	   poles	   that	   suppress	   the	   tones	   of	   the	  
reference	   clock	   and	   its	   higher	   harmonics.	   The	   time	   constant	   of	   τ!"	   equals	   R!C!C!/(C! + C!),	  while	   τ!"	   equals	   R!C!	  






Figure	  2-­‐24	   	   Loop	  Filter	  





The	   integration	  of	  phase	   frequency	  detector,	   charge	  pump	  and	   loop	   filter	   is	   shown	  as	  
below:	   	  
	  
Figure	  2-­‐25	   	   The	  integration	  of	  PFD,	  CP	  and	  LP	  
The	  simulation	  results	  are	  shown	  below	  in	  figure	  2.26.	  Two	  input	  signals,	  reference	  
signal	  and	  feedback	  signal,	  are	  set	  to	  2GHz	  and	  feedback	  signal	  has	  a	  small	  delay	  






Figure	  2-­‐26	   	   The	  waveform	  of	  PFD,	  CP	  and	  LP	  
As	   the	   result	   indicates	   "DN"	   and	   "UPb"	   are	   control	   signal	   from	  previous	   stage.	   Signal	  
"I0/T7/S"	  and	  "I0/T4/S"	  are	  the	  pulling	  down	  current	  and	  pulling	  up	  current.	  It's	  clear	  to	  
see	   that	   the	   pulling	   down	   current	   has	   larger	   area	   than	   pulling	   up	   current,	   which	  will	  
decrease	  the	  voltage	  of	  output	  node.	   	  





2.8	   	   Integration	  of	  subcircuits	  
2.8.1	   	   Driving	  ability	  of	  stages	   	  
Fanout:	   In	   digital	   circuits,	   the	   term	   fanout	   means	   the	   ability	   of	   a	   given	   logic	   gate's	  
output	   to	  drive	   a	  number	  of	   other	   logic	   gates	  of	   the	   same	   type.	   The	  number	  of	   logic	  
gates	  that	  can	  be	  driven	  is	  called	  the	  fanout.	  Here,	  I	  am	  using	  the	  same	  concept	  in	  my	  
design.	   Signal	   "CLK",	   the	  output	   of	   VCO,	   is	   connected	   to	   by	   2/3/4	   frequency	  dividers.	  
That	  means	  the	  VCO	  has	  3	  fanouts	  to	  the	  output	  end.	  If	  take	  the	  actual	  wires	  model	  into	  
consideration	  (as	  it	  will	  be	  in	  layout	  and	  real	  life),	  the	  fanouts	  of	  the	  VCO	  would	  be	  even	  
bigger.	  That	  fanouts,	  or	  the	  driving	  ability	  limitations,	  requires	  us	  to	  put	  drive	  circuits	  in	  
between	   to	   create	   current	   gain.	   The	   easiest	   way	   to	   build	   a	   current	   gain	   circuit	   is	   an	  
inverter.	   The	  wider	   the	   transistors,	   the	   bigger	   current	  would	   flow	   through	  PMOS	   and	  
NMOS.	   	  
The	  design	  of	  inverters	  has	  two	  consideration	  factors:	  a)	  the	  current	  that	  flow	  through	  
PMOS	  and	  NMOS;	  b)	  the	  parasitic	  capacitance	  at	  the	  gate	  of	  PMOS	  and	  NMOS.	  Factor	  a)	  
requires	  big	  width	  of	  both	  transistors	  (as	  shown	  in	  formula)	  to	  increase	  the	  current	  gain.	  
Contrarily,	   Factor	   b)	   requires	   small	   width	   of	   both	   transistors	   to	  minimize	   the	   load	   to	  
previous	  stage.	   	  






Figure	  2-­‐27	   	   The	  parasitic	  capacitance	  model	  of	  transistor	  
To	  get	  higher	  current	  gain	  that	  can	  drive	  following	  stages,	  cascade	  inverters	  structures	  
with	  pseudo-­‐NMOS	  are	  applied	  here.	  Pseudo-­‐NMOS	  has	  only	  one	  NMOS	  connected	  to	  
the	  previous	  stage.	  That	   is	  one-­‐fourth	  parasitic	  capacitance	   loaded	   into	  previous	  stage	  
compared	  with	  CMOS	  inverter	  (Because	  of	  the	  mobility	  difference,	  inverter	  usually	  has	  a	  
width	  ratio	  3	  to	  1	   for	  PMOS	  and	  NMOS).	  For	  the	  next	  two	  stages,	  CMOS	   inverters	  are	  
applied,	   each	   has	   a	   width	   bigger	   than	   previous	   one.	   This	   topology	   finds	   a	   balance	  






Figure	  2-­‐28	   	   Output	  buffer	  
2.8.2	   	   performance	  of	  PLL	  (×2×3×4)	  
Following	  figures	  are	  the	  simulation	  results	  of	   the	  PLL	  based	  on	  schematic,	   (for	  all	   the	  
results	  listed	  below,	  "net7"	  is	  the	  reference	  signal,	  "I0/net19"	  is	  the	  Vctrl,	  "I0/net17"	  is	  












Figure	  2-­‐30	   	   The	  simulation	  result	  of	  4GHz	  PLL	  at	  stable	  state	  
	  






Figure	  2-­‐32	   	   The	  simulation	  result	  of	  6GHz	  PLL	  at	  stable	  state	  
	  






Figure	  2-­‐34	   	   The	  simulation	  result	  of	  8GHz	  PLL	  at	  stable	  state	  
	  
	  





Chapter	   3:	   	   Frequency	   Synthesizer	   Layout	  
Implementation	   	  
3.1	   	   Floorplan	  for	  individual	  parts	  
After	   the	   accomplishment	   of	   schematic	   frequency	   synthesizer	   with	   right	   simulation	  
results,	  layout	  is	  the	  next	  procedure.	   	  
	  






Figure	  3-­‐2	   	   The	  layout	  of	  VCO	  
	  






Figure	  3-­‐4	   	   The	  layout	  of	  TSPC	  DFF	  
	  






Figure	  3-­‐6	   	   The	  layout	  of	  PFD	  
	  






Figure	  3-­‐8	   	   The	  layout	  of	  NAND	  
	  





3.2	   	   Floorplan	  for	  PLL	   	  
	  
Figure	  3-­‐10	   	   The	  layout	  of	  PLL	  
	  





3.3	   	   Simulation	  results	  
For	   all	   the	   results	   listed	   below,	   "net7"	   is	   the	   reference	   signal,	   "I0/net19"	   is	   the	   Vctrl,	  
"I0/net17"	  is	  the	  final	  output	  clock	  signal.	  
	  





























Figure	  3-­‐17	   	   The	  simulation	  result	  when	  it's	  stable	  
	  





Chapter	  4:	   	   Process	  variation	  
4.1	   	   Classification	  of	  process	  variation	  
Since	  we	  know	  how	  process	  variation	  occurs,	  we	  can	  briefly	  survey	  some	  of	  the	  specific	  
process	   variation	   typically	   of	   concern	   in	   evaluating	   devices	   and	   interconnect	   in	   IC	  
design.	   	  
	  
4.1.1	   	   Device	  Geometry	  Variation	  
Film	   thickness	   variations:	   The	   gate	   thickness	   is	   a	   critical	   but	   usually	   relatively	  
well-­‐controlled	  parameter.	  Variation	  tends	  to	  occur	  primarily	  from	  one	  wafer	  to	  another	  
with	   good	   across-­‐wafer	   and	   cross-­‐die	   control.	   Other	   intermediate	   process	   thickness	  
variation	   (e.g.,	   ploy	   or	   spacer	   thickness)	   can	   impact	   channel	   length,	   but	   are	   rarely	  
directly	  modeled.	   	  
Lateral	   dimension	   variation:	   Lateral	   dimensions	   (length,	   width)	   typically	   arise	   due	   to	  
photolithography	   proximity	   effects	   (a	   systematic	   pattern	   dependency);	   mask,	   lens	   or	  
photo	   system	   deviations	   (a	   repeated	   die-­‐dependent	   variation,	   though	   not	   directly	   a	  
function	  of	  the	  layout	  density	  or	  other	  layout	  parameters);	  or	  plasma	  etch	  dependencies	  
(which	   can	  have	  both	  wafer	   scale	   etch	   rate	   dependencies,	   as	  weak	   as	   layout	   density,	  





MOSFETS	  are	  well	  known	  to	  be	  particularly	  sensitive	  to	  effective	  channel	  length	  (and	  
thus	  to	  poly	  gate	  length),	  as	  well	  as	  gate	  oxide	  thickness	  and	  to	  some	  degree	  the	  
channel	  width.	  Of	  these,	  channel	  length	  variation	  often	  is	  singled	  out	  for	  particular	  
attention,	  due	  to	  the	  direct	  impact	  such	  variation	  can	  have	  on	  device	  output	  current	  
characteristics.	  
	  
4.1.2	   	   Device	  Material	  Parameter	  
Another	  class	  of	  process	  variations	  in	  MOSFETS	  relate	  to	  internal	  material	  parameters.	  
Doping	  variations:	  Deviations	  arising	  due	  to	  implant	  dose,	  energy,	  or	  angle	  variation	  can	  
affect	  junction	  depth	  and	  dopant	  profiles	  (and	  thus	  may	  also	  impact	  effective	  channel	  
length),	  as	  well	  as	  other	  electrical	  parameters	  such	  as	  threshold	  voltage.	  In	  deep	  
submicron	  devices,	  drain	  engineering	  (e.g.,	  halos	  to	  reduce	  short-­‐channel	  effects)	  
further	  increase	  the	  possible	  impact	  of	  implant	  and	  diffusion	  variation.	  Variation	  in	  
thermal	  anneal	  and	  gate	  doping	  can	  also	  change	  the	  degree	  of	  gate	  depletion	  in	  an	  
active	  device,	  and	  cause	  variation	  in	  the	  effective	  gate	  oxide	  thickness.	  Depending	  on	  
the	  gate	  technology	  used,	  these	  deviations	  can	  lead	  to	  some	  loss	  in	  the	  matching	  of	  
NMOS	  versus	  PMOS	  devices	  even	  in	  the	  case	  where	  within-­‐wafer	  and	  within-­‐die	  






Deposition	  and	  anneal:	  Additional	  material	  parameter	  deviations	  are	  observed	  in	  
silicide	  formation,	  and	  in	  the	  grain	  structure	  of	  poly	  or	  metal	  lines.	  These	  variations	  may	  
depend	  on	  the	  deposition	  and	  anneal	  processes,	  and	  thus	  suffer	  from	  substantial	  
wafer-­‐to-­‐wafer	  and	  within-­‐wafer	  deviations,	  and	  may	  also	  have	  large	  random	  
device-­‐to-­‐device	  components	  (due	  to	  crystallographic	  grain	  or	  phase	  effects).	  These	  
material	  parameter	  deviations	  can	  contribute	  to	  appreciable	  contact	  and	  line	  resistance	  
variation.	  
	  
4.1.3	   	   Device	  Electrical	  Parameter	  Variations	  
While	  device	  geometry	  and	  electrical	  parameter	  variations	  are	  often	  important	  to	  
understand	  based	  on	  their	  "root	  causes,"	  one	  often	  focuses	  on	  the	  actual	  electrical	  
parameter	  variations.	  In	  many	  cases,	  the	  underlying	  geometry	  distribution	  is	  not	  
characterized,	  but	  instead	  the	  key	  electrical	  parameters	  are	  directly	  extracted	  and	  
modeled.	  
	  
VT	  variation:	  A	  key	  concern	  is	  threshold	  voltage	  (VT)	  variation.	  In	  addition	  to	  geometric	  
sources,	  mobile	  charge	  in	  the	  gate	  oxide	  can	  introduce	  a	  bias	  dependent	  variation;	  this	  






Discrete	  dopant	  variation:	  Another	  source	  of	  VT	  variation	  that	  is	  just	  beginning	  to	  
become	  important	  in	  SRAM	  and	  other	  circuits	  is	  related	  to	  random	  dopant	  fluctuations.	  
Concern	  has	  been	  raised	  about	  the	  random	  placement	  and	  concentration	  fluctuations	  
due	  to	  discrete	  location	  of	  dopant	  atoms	  in	  the	  channel	  and	  source/drain	  regions.	  One	  
approach	  to	  examining	  these	  effects	  is	  to	  use	  Monte	  Carlo	  simulation	  over	  an	  ensemble	  
of	  simulated	  doping	  events.	  For	  small	  device	  size	  (0.1	  um),	  it	  becomes	  feasible	  to	  track	  
the	  locations	  of	  each	  silicon	  and	  dopant	  atom	  in	  a	  small	  volume,	  and	  to	  consider	  the	  
distribution	  of	  device	  behavior	  that	  results.	  Frank	  et	  al.	  [A	  in	  chapter	  4]	  quantified	  the	  
magnitude	  of	  threshold	  voltage	  variations	  in	  a	  25	  nm	  MOSFET,	  and	  found	  that	  devices	  
with	  well-­‐designed	  doping	  profiles	  have	  an	  intrinsic	  VT	  voltage	  uncertainty	  of	  about	  
10/ 𝑊mV	   𝑢𝑚!!	   with	  W	  being	  the	  width	  of	  the	  device.	  The	  implication	  is	  that	  such	  
random	  discrete	  dopant	  fluctuations	  will	  likely	  be	  tolerable	  for	  logic,	  but	  may	  prove	  a	  
problem	  for	  narrow	  and	  dense	  devices	  such	  as	  SRAM	  blocks	  containing	  large	  numbers	  of	  
devices	  that	  must	  be	  well	  matched.	  
	  
Leakage	  currents:	  Other	  electrical	  parameter	  variations	  can	  also	  be	  of	  concern	  in	  circuit	  
design.	  Subthreshold	  leakage	  currents	  may	  vary	  substantially,	  and	  can	  be	  impacted	  by	  






4.1.4	   	   Interconnect	  Geometry	  Variations	  
Just	  as	  in	  devices,	  vertical	  and	  lateral	  dimensions	  as	  well	  as	  material	  property	  deviations	  
can	  be	  important	  sources	  of	  variation	  in	  interconnect	  structures.	  Key	  geometry	  concerns	  
include:	  
	  
Line	  width	  and	  line	  space:	  Deviations	  in	  the	  width	  of	  patterned	  lines	  again	  arise	  
primarily	  due	  to	  photolithography	  and	  etch	  dependencies.	  At	  the	  smallest	  dimensions	  
(lower	  metal	  levels)	  proximity	  and	  lithographic	  effects	  may	  be	  important,	  while	  at	  other	  
levels	  etch	  effects	  (so-­‐called	  RIE	  lag	  or	  aspect	  ratio	  dependent	  etching),	  which	  depend	  
on	  line	  width	  and	  local	  layout,	  can	  be	  significant.	  Deviations	  in	  line	  width	  can	  directly	  
impact	  line	  resistance,	  as	  well	  as	  the	  capacitance	  from	  one	  layer	  to	  layers	  above	  or	  
below.	  Deviations	  in	  line	  width	  can	  also	  result	  in	  line	  space	  differences	  affecting	  the	  
magnitude	  of	  line-­‐to-­‐line	  coupling	  within	  the	  layer	  (and	  can	  impact	  not	  only	  capacitance	  
but	  also	  cross	  talk	  and	  signal	  integrity).	  
	  
Metal	  thickness:	  In	  conventional	  metal	  interconnect,	  the	  thickness	  of	  sputtered	  or	  
otherwise	  deposited	  metal	  films	  and	  liners	  or	  barriers	  is	  usually	  well	  controlled,	  but	  can	  
vary	  from	  wafer-­‐to-­‐wafer	  and	  across	  wafer.	  In	  damascene	  (e.g.,	  copper	  polishing)	  





thickness	  of	  patterned	  lines	  [11],	  with	  line	  thickness	  losses	  of	  10	  to	  20%	  depending	  on	  
the	  particular	  patterns.	  
	  
Dielectric	  thickness:	  The	  thickness	  of	  deposited	  and	  polished	  oxide	  films	  can	  also	  suffer	  
substantial	  deviations.	  While	  wafer	  level	  deposition	  thickness	  can	  vary	  (typically	  on	  the	  
order	  of	  5%),	  more	  troublesome	  are	  pattern-­‐dependent	  aspects	  of	  such	  deposition.	  For	  
example,	  the	  deposition	  profile	  using	  high-­‐density	  plasmas	  (HDP)	  can	  depend	  strongly	  
on	  the	  width	  or	  size	  of	  a	  feature	  being	  deposited	  over.	  Furthermore	  (as	  illustrated	  in	  Fig.	  
6.2)	  the	  CMP	  process	  can	  introduce	  strong	  variations	  across	  the	  die,	  resulting	  from	  the	  
effective	  density	  of	  raised	  topography	  in	  different	  regions	  across	  the	  chip.	  
	  
Contact	  and	  via	  size:	  Contact	  and	  via	  size	  can	  be	  affected	  by	  etch	  process	  variation,	  as	  
well	  as	  systematic	  layer	  thickness	  dependencies.	  Depending	  on	  the	  via	  or	  contact	  
location,	  for	  example,	  the	  etch	  depth	  can	  be	  substantially	  different,	  resulting	  in	  different	  
degrees	  of	  lateral	  opening.	  Such	  size	  differences	  can	  directly	  affect	  the	  resulting	  contact	  
or	  via	  resistance.	  
	  
4.1.5	   	   Interconnect	  Material	  Parameter	  Variations	  







Contact	  and	  via	  resistance:	  Contact	  and	  via	  resistance	  related	  to	  good	  ohmic	  contact	  
can	  be	  sensitive	  to	  etch	  and	  clean	  processes,	  with	  substantial	  wafer-­‐to-­‐wafer	  and	  
random	  components.	  
	  
Metal	  resistivity	  and	  dielectric	  constant:	  While	  metal	  resistivity	  variation	  can	  occur	  (and	  
include	  a	  small	  random	  element),	  resistivity	  usually	  varies	  appreciably	  on	  a	  
wafer-­‐to-­‐wafer	  basis	  and	  is	  usually	  well	  controlled.	  Similarly,	  dielectric	  constant	  may	  
vary	  depending	  on	  the	  deposition	  process,	  but	  is	  usually	  well	  controlled.	  It	  is	  possible	  
that	  pattern-­‐dependent	  and	  directional	  effects	  may	  become	  important	  for	  some	  low	  K	  
dielectrics	  being	  considered	  for	  future	  interconnect	  technologies.	  
	  
4.2	   	   Process	  variation	  in	  PLL	  
4.2.1	   	   Process	  Variation	  Simulation	  in	  Cadence	  
To	   study	   process	   variation	   in	   PLL,	  we	   need	   to	   use	  Monte	   Carlo	   Sampling	   in	   Cadence.	  
Monte	   Carlo	   simulation	   is	   widely	   used	   in	   engineering	   for	   sensitivity	   analysis	   and	  
quantitative	   probabilistic	   analysis	   in	   process	   design.	   Here,	   we	   can	   use	   Monte	   Carlo	  





4.2.2	   	   Process	  Variation	  Results	  for	  individual	  circuits	   	  
After	  ran	  the	  Monte	  Carlo	  simulation	  for	   individual	  parts	  (VCO,	  FD	  and	  PFD	  system)	  of	  
the	  circuit,	  very	  little	  waveform	  variation	  on	  FD	  and	  PFD	  system	  was	  detected.	  However,	  
there	  were	  several	  significant	  changes	  in	  VCO.	   	  
Figure	   4.1	   is	   the	   waveform	   of	   the	   lowest	   frequency	   of	   the	   designed	   VCO	   under	   free	  
running	  mode	  (Vctrl=0V	  and	  Vcoarse=400mV).	   	  
	  
Figure	  4-­‐1	   	   The	  minimum	  frequency	  of	  free-­‐running	  VCO	  
As	  shown	  in	  the	  picture,	  the	  frequency	  is	  3.836GHz.	  With	  the	  same	  circuit,	  1000-­‐points	  






Figure	  4-­‐2	   	   1000-­‐points	  Monte	  Carlo	  simulation	  results	  of	  VCO	   	  
(horizontal:	  frequency;	  vertical:	  Vctrl	  )	  
The	  most	  noticeable	  change	  in	  Monte	  Carlo	  simulation	  is	  the	  change	  of	  frequencies.	   	  
As	  shown	  in	  pictures	  above,	  the	  frequency	  of	  free-­‐running	  VCO	  varies	  from	  2.792GHz	  to	  
4.767GHz.	   	  






Figure	  4-­‐3	   	   The	  maximum	  frequency	  of	  free-­‐running	  VCO	  
As	  shown	   in	  the	  picture,	   the	   frequency	   is	  10.8GHz.	  With	  the	  same	  circuit,	  1000-­‐points	  






Figure	  4-­‐4	   	   1000-­‐points	  Monte	  Carlo	  simulation	  results	  of	  VCO	  
(horizontal:	  frequency;	  vertical:	  Vctrl)	  
As	   we	   can	   see	   from	   the	   two	   pictures	   above,	   the	   process	   variation	   changed	   the	  
frequency	  by	  25%	  on	  both	  directions.	   	  
	  
4.4.3	   	   Process	  variation	  results	  for	  whole	  circuit.	   	  
Monte	  Carlo	  simulation	  for	  PLL	  was	  conducted	  next.	  The	  frequency	  of	  output	  signal	  and	  






Figure	  4-­‐5	   	   50	  points	  Monte	  Carlo	  simulation	  results	  (left:	  control	  voltage	  of	  VCO;	  right:	  
frequency	  of	  output	  signal)	  
	  
We	   can	   see	   that	   6	   out	   of	   50	   points	   have	   an	   output	   frequency	   other	   than	   4GHz.	   This	  
means	  6	  cases	   failed	   to	   lock.	  The	  Monte	  Carlo	  Simulation	  will	  also	  give	  sensitivity	   test	  






Figure	  4-­‐6	   	   Correlation	  of	  Vctrl	  and	  distox	  (thickness	  of	  oxide)	  (horizontal:	  Vctrl;	  vertical:	  
derivation	  from	  designed	  value)	  
	  
Figure	  4-­‐7	   	   Correlation	  of	  Vctrl	  and	  distpc	  (thickness	  of	  polysilicon)	  (horizontal:	  Vctrl;	  vertical:	  






Figure	  4-­‐8	   	   Correlation	  of	  Vctrl	  and	  dpu0	  (mobility	  of	  PMOS)	  
(horizontal:	  Vctrl;	  vertical:	  derivation	  from	  designed	  value)	  
	  





Chapter	  5:	   	   Proposed	  structure	  change	  
5.1	   	   The	  analysis	  of	  fail-­‐locking	  cases	  
From	  Monte	  Carlo	  simulation	   results	   in	   the	  previous	  chapter,	  we	  know	  that	   six	  out	  of	  
forty	  cases	  failed	  to	  lock.	   	  
Let's	  take	  a	  deep	  look	  of	  the	  reason	  why	  those	  six	  cases	  failed	  to	  lock.	  From	  Vctrl	  picture	  
(left	  part	  of	  figure	  4.5),	  we	  know	  that	  there	  are	  several	  cases	  have	  Vctrl	  less	  than	  100mV.	  
Those	   are	   where	   unlocking	   happens.	   Vctrl	   is	   the	   fine-­‐tuning	   of	   VCO	   frequency.	   The	  
smaller	  Vctrl	  will	  lead	  to	  smaller	  frequency	  of	  VCO.	  The	  six	  failed	  cases	  are	  those	  which	  
the	  Vctrl	  hit	  the	  bottom	  rail.	  The	  initial	  free	  running	  VCO	  (Vctrl=0)	  has	  a	  frequency	  faster	  
than	  4GHz.	  So	  there	  is	  no	  way	  for	  those	  VCO	  to	  reach	  a	  locking	  state	  at	  4GHz.	  Refer	  to	  
figure	  4.2	   in	  Chapter	  4,	  as	  the	  figure	  shows	  that	  small	  portion	  of	  cases	  that	  has	  a	  free	  
running	  frequency	  bigger	  than	  4GHz.	  Those	  cases	  will	  lead	  to	  the	  fail	  of	  PLL.	  
Based	  on	  all	  the	  simulation	  results,	  it's	  safe	  to	  say	  that	  the	  process	  variation	  has	  a	  great	  
impact	  of	  VCO	  frequency	  (or	  the	  Vctrl	  if	  we	  set	  the	  frequency	  to	  constant).	  So	  the	  VCO	  is	  
where	  we	  can	  eliminate	  the	  effects	  of	  process	  variation	  on	  PLLs.	   	  
	  
5.2	   	   structural	  change	  and	  simulation	  





we	  can	  see	  that	  the	  Vctrl	   for	  4GHz	   is	  only	  233mV.	  So,	  we	  should	  keep	  all	   the	  Vctrl	   for	  
4/6/8GHz	   to	   be	   around	   !!!! .	   This	   can	   be	   accomplished	   by	   reduce	   the	   minimum	   free	  
running	   frequency	  of	  VCO.	  To	  do	   so,	  more	  capacitance	   is	  added	  on	  both	  ncaps	   in	   the	  
VCO	  delay	  unit.	   	  
	  
Figure	  5-­‐1	   	   Monte	  Carlo	  simulation	  results	  of	  PLL	  after	  structural	  change.	   	  
(right:	  control	  voltage	  of	  VCO;	  left:	  frequency	  of	  output	  signal)	  
After	   the	   structure	   of	   VCO	   delay	   unit	   was	   changed,	   the	  Monte	   Carlo	   simulation	   was	  
conducted	  again.	   The	   result	   from	  Figure	  XX	   indicates	   that	   the	  VCO	  will	   always	   lock	  at	  
4GHz,	  regardless	  of	  the	  change	  of	  Vctrl.	  This	  proved	  that	  there	  may	  be	  a	  situation	  that	  






5.3	   	   Process	  variation	  effects	  on	  PLL	  
With	  all	  the	  simulation	  results	  above,	  we	  can	  say:	  
• After	   Monte	   Carlo	   tests	   on	   individual	   parts,	   noticeable	   effects	   on	   VCO	   were	  
found,	  but	  very	  limited	  effects	  on	  frequency	  divider	  and	  PFD	  system.	  As	  for	  the	  
PLL,	   the	  process	  variation	  will	  not	  affect	   the	  clock	  generation	   (both	  magnitude	  
and	  frequency).	  
• The	  variation	  in	  VCO	  involves	  the	  frequency	  and	  time	  of	  charging	  and	  discharging,	  
which	   is	   affected	   by	   current.	   	   (pu0,	   tpc,	   tox	   have	   the	   highest	   correlation	  
coefficients	   because	   these	   parameters	   will	   affect	   the	   current	   directly	   and	  
significantly)	  
• For	   the	   frequency	  divider,	   it	  divides	   frequencies	  by	  2/3/4.	   It’s	  basically	   realized	  
by	  DFFs.	  DFF	  is	  the	  flip	  and	  flop	  of	  signals.	   It	  does	  have	  a	  strict	  requirement	  on	  
speed	  (which	  is	  determined	  by	  current).	   	  
• The	  PFD	  system.	  The	  charge	  pump	  source	  and	  sink	  current	   to	  LP.	   It's	   true	   that	  
those	   three	  parameters	   (pu0,	   tpc	  and	   tox)	  will	   change	   the	  value	  of	   source	  and	  
sink	   current.	   However,	   the	   value	   of	   current	   will	   only	   determine	   the	   speed	   of	  
Vctrl	  change.	  This	  will	  affect	  the	  settle	  time	  of	  PLL	  but	  will	  not	  cause	  PLL	  fails	  to	  
lock.	   	  





variation.	  The	  only	  problem	  is	  the	  range	  of	  VCO.	  Since	  the	  process	  variation	  will	  
noticeably	   change	   the	   current	   flow	   through	   differential	   delay	   unit	   in	   VCO	   and	  
therefore	  change	   the	   frequency	  of	  VCO,	  we	  should	   leave	   frequency	  margin	   for	  
VCO.	  The	  maximum	  frequency	  of	  VCO	  should	  be	  25%	  higher	  than	  the	  expected	  
highest	  working	  frequency	  of	  PLL	  and	  the	  minimum	  frequency	  of	  VCO	  should	  be	  
25%	  lower	  than	  the	  lowest	  working	  frequency	  of	  PLL.	  
	  
	  





Chapter	  6:	   	   Future	  Work	  
It	  may	  be	  very	  interesting	  to	  see	  the	  Monte	  Carlo	  simulation	  results	  of	  the	  layout	  design.	  
Monte	  Carlo	  simulation	  with	  layout	  model	  will	  take	  wires	  and	  vias	  into	  consideration.	  As	  
figure	  6.1	  shows,	  the	  wires	  in	  fabrication	  will	  have	  variations	  too.	   	  
	  
Figure	  6-­‐1	   	   Process	  variation	  on	  wires	  
However,	  I	  tried	  to	  run	  the	  Monte	  Carlo	  with	  layout	  once.	  It	  turned	  out	  the	  take	  2	  hours	  
39	   minutes	   and	   13.5GB	   memory	   for	   one	   single	   run.	   Due	   to	   the	   limited	   time	   and	  






Figure	  6-­‐2	   	   Monte	  Carlo	  simulation	  result	  with	  layout	  model	  
	  
Figure	  6-­‐3	   	   Run	  summary	  of	  Monte	  Carlo	  simulation	  with	  layout	  model	  





Chapter	  7:	   	   Conclusion	  
The	   implementation	   of	   a	   proposed	   4/6/8GHz	   phase-­‐locked	   loop	   based	   frequency	  
synthesizer	  was	  accomplished	  in	  this	  thesis	  work	  in	  IBM	  8HP	  0.13um	  technology.	   	  
	  
In	   the	   design	   part,	   the	   frequency	   synthesizer	   was	   built	   with	   a	   differential	   voltage	  
controlled	  oscillator,	  a	  TSPC-­‐DFF	  based	  frequency	  divider,	  a	  phase	  frequency	  detector,	  a	  
charge	   pump,	   a	   third-­‐order	   passive	   loop	   filter	   and	   digital	   control	   circuits.	  With	   three	  
switches,	   the	   frequency	   synthesizer	   gives	  4/6/8GHz	   clock	   signals.	  After	   schematic	  was	  
done	  and	   simulation	   results	  were	  proved	   right,	   a	   layout	  of	   frequency	   synthesizer	  was	  
implemented	   and	   simulated.	   Several	   changes	   were	   made	   to	   compensate	   for	   the	  
evitable	  performance	  degeneration	  of	  layout.	  	  
	  
After	  successfully	  implementation	  of	  frequency	  synthesizer	  on	  both	  schematic	  level	  and	  
layout	  level,	  the	  process	  variation	  effects	  were	  studied	  using	  Monte	  Carlo	  simulation	  in	  
Cadence.	  Both	  individual	  subcircuits	  and	  whole	  chip	  was	  simulated	  and	  studied.	  
	  
With	  the	  process	  variation	  effect	  results	  on	  individual	  parts	  of	  the	  circuit,	  it	  seems	  that	  
parameter	  variations	  change	  the	  frequency	  of	  voltage-­‐controlled	  oscillator	  dramatically	  





frequency	   of	   voltage-­‐controlled	   oscillator	   is	   out	   of	   the	   working	   frequency	   of	  
phase-­‐locked	  loop.	  For	  other	  parts,	  like	  frequency	  divider,	  phase	  frequency	  detector	  and	  
etc.,	  there	  are	  no	  noticeable	  changes	  due	  to	  the	  process	  variation.	   	  
	  
With	  the	  process	  variation	  effect	  results	  on	  the	  whole	  chip,	  it	  seems	  that	  6	  of	  50	  cases	  
failed	   to	   lock	   completely.	   Besides	   results	   on	   frequency	   and	   control	   voltage,	   sensitive	  
parameter	   variations	   were	   highlighted.	   Three	  most	   sensitive	   parameters	   are	   tpc	   (the	  
thickness	  of	  polycrystalline	  silicon),	  tox	  (the	  thickness	  of	  oxide)	  and	  pu0	  (the	  mobility	  of	  
PMOS).	   After	   key	   parameter	   variations	   were	   spotted,	   this	   work	   changed	   the	   original	  
design	  of	  the	  VCO	  to	  make	  the	  frequency	  range	  of	  voltage-­‐controlled	  oscillator	  suitable	  
for	   phase-­‐locked	   loop's	   operation	   with	   process	   variation	   effects.	   Another	   process	  
variation	  test	  was	  conducted	  and	  the	  test	  results	  proved	  that	  the	  phase-­‐locked	  loop	  can	  
be	   immune	   to	   process	   variation.	   This	   proved	   a	   negative	   feedback	   system	   like	  
phase-­‐locked	  loop	  can	  eliminate	  the	  effects	  of	  process	  variation.	   	  
	  
In	   conclusion,	   although	   process	   variation	   has	   significant	   impact	   on	   the	   VCO,	   after	  
carefully	  calculation,	  a	  process	  variation	  immure	  4/6/8GHz	  frequency	  synthesizer	  can	  be	  
accomplished.	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